points per period still fails to capture the full bandwidth needed for an accurate solution estimate. Interpolation of the Gear-2 solution was used to produce a 60-point starting estimate with finer resolution. This time all three methods again converged to almost the same waveform; however, Fig. 3 shows that the direct mapping still gives some small ringing in its estimate. At 60 points per period, the Gear-2, bilinear, and direct mappings produced solutions with periods of 11.451, 11.5619, and 11.601 s, respectively. Not until 240 points per period were used did all three mappings produce essentially the same solution waveform and very close period estimates of 11.6023, 11.6171, and 11.6202 for the Gear-2, the bilinear, and direct mappings, respectively. The typical solution waveform with 240 points is shown in Fig. 4 . This is in good agreement with the period estimated using a standard circuit simulator; however, it should be noted that great care must be exercised using the circuit simulator to obtain accurate period estimates. Note how faithful the Gear-2 solutions are in estimating the solution waveform, even for 15 points per period. This suggests that using the Gear-2 map to get initial estimates can be of great benefit, since far fewer computations are required to find these low resolution estimates. On the other hand, note how, given fairly high sampling rates, the direct mapping produces the best period estimates. In conclusion, the proposed method has been shown to provide a computationally efficient method for finding the periodic solution of the highly nonlinear van der Pol oscillator by applying the new relaxation method coupled with multiple s-to z-plane mappings. Philosophical Mag., vol. 42, pp. 65-80, 1927.
I. INTRODUCTION
Let us consider a linear RC circuit whose generic structure is shown in Fig. 1 .
Our circuit has n nodes (excluding the ground), the first m of which have a nonzero capacitance to ground. The nodes are connected through conductances and/or current sources. If k is a node, we denote by B k the set of nodes connected directly to it, and put G kk = G k0 + l2B G kl and j k (t) = 0j k0 (t)0 l2B j kl (t). Then we denote by v = (v1; v2; 111; vm; vm+1; 111 ; vn) tr the vector of node voltages, j (t) = [j 1 (t); j 2 (t); 111 ; j m (t); j m+1 (t); 11 1 j n (t)] tr . The nodal capacitance matrix is C = diag(C 1 ; C 2 ; 111 ; C m ; 0; 0; 111; 0), while the nodal conductance matrix is 
where T is a sufficiently large constant.
In the sequel, we study an iterative process to solve the differential algebraic system (1). It is the "waveform relaxation" (WR) procedure, namely the Gauss-Seidel variant. Choosing an initial starting vector 
Here GL is the lower triangular part of G (including the main diagonal and completed with zeros) and G U is the upper triangular part (excluding the main diagonal and completed with zeros). Equation (2) is a "diagonal" system, i.e., each of its equations can be solved as an unidimensional one on the entire interval (0; T ), and every component already found is used to solve the next equations. In [1] and [2] it was pointed out that by decomposing the circuit into decoupled subcircuits solved by parallel programs, the computational efficiency of (2) is high.
Let us list here some hypotheses to be referred to shortly. is continuous, k = 1; 2; 111 ; n. H3) For each k = 1; 2; 111; n, G k0 6 = 0, i.e., each node has a conductive connection to ground. H4) There exists at least one node k with G k0 6 = 0, and the "horizontal network" (i.e., the network without ground connections) is "conductively connected." This means that between any two nodes there exists a path composed only by horizontal conductances. Everywhere below we adopt hypotheses H1) and H2) because they assure-see [1, Th. 3.1] or [11] -that for any continuous v 0 we have the convergence v i (t) ! v(t) when i ! 1, uniformly on (0; T ) and the limit v(t) is a solution of (1) . Under these circumstances we denote (2) as WR[j(t); vin(t); v
Here the specific problem which we deal with is to find the initial guesses v 0 (t) and v 0 (t), such that the corresponding iterations v
and v i (t) from the two WR processes will converge to the solution
(We use vector inequalities in a component wise meaning.) This problem was considered first in [3] for the case m = n. Besides the extension to the case m < n (i.e., some nodes are not capacitively grounded) we find v 0 (t) and v 0 (t) as solutions of algebraic inequalities, instead of algebraic equations in [3] . Moreover, we give a simple and fast procedure to find v 0 (t) and v 0 (t). For other remarks, see Section IV.
II. THE RESULTS
We need three preparatory lemmas.
Lemma 1:
If y: (0; T ) ! R n is differentiable, y(0) 0 and
Proof: From C 1 (dy 1 =dt) + G 11 y 1 (t) 0, we find y 1 (t) y 1 (0) e 0(G =C ) 0. Then C 2 (dy 2 =dt) + G 22 y 2 (t) G 21 y 1 (t) 0 again implies y2(t) 0 and we similarly continue until y m 0. Then we pass to the algebraic part G m+1; m+n y m+1 (t) m k=1 G m+1; k y k (t) 0 leading to y m+1 (t) 0 and so on up to yn(t) 0. 
starting with x 0 (t) 0 and converging to x(t) = v(t) 0 v(t) = 0.
All we have to prove is that x i (t) 0 for all i and t. We follow an induction reasoning with respect to the iteration order i.
For i = 1, we have 0G U x 0 0 and Lemma 1 provides x 1 (t) 0.
In the same fashion x i01 (t) 0 implies x i (t) 0. To prove the second inequality, let us suppose that for a certain kth iteration and for a certain t 1 2 (0; T ) we can find v k (t 1 ) > v(t 1 ).
But we found above that the iterations are increasing ones such that
This clearly contradicts the convergence property.
Finally we can formulate the main result. 
because G = GL + GU .
Also, we have The hypotheses (5) and (6) assure the right-hand side terms of (7) and (8) to be nonpositive. Hence, Lemma 1 leads to x(t) 0, i.e., the result.
Remark 1:
The above results are the same when we change the numbering of nodes. Thus in what follows, we renumber the nodes and the capacitors will not necessarily occupy the first m positions.
Our next result is dealing with the system of inequalities (5) Proof: For q 2 f1; 1 11; pg, let us define
Then for k 2 N q , we have G kk = G k0 + m2D G km . With these we can easily verify that a solution as (10) or (11) Fig. 4(a) and (b) .
IV. COMMENTS
1) The need for monotonous iterations appears in timing analysis simulators of digital metal-oxide-semiconductor (MOS) circuits [1] - [6] . To be as fast as possible, these simulators use simple RC models and simply computable upper and lower bounds of voltages or delay time [4] - [10] . The monotonous iterations have the advantage to provide tighter and tighter bounds that can be efficiently used to adjust the circuits' parameters. 2) Our method applies to a larger class of circuits compared with [3] . Namely, some nodes may not have a ground capacitance. This means we deal with differential algebraic equations instead of pure differential ones. Also the nodes can be connected by current sources, if the restrictions H3) or H4) are fulfilled. In fact, Theorem 2 works for a broader class of circuits. Namely, instead of H3) or H4), we can suppose that the horizontal network is "conductively disconnected" but composed of subcircuits (interconnected by current sources or disconnected) each of which has H3) or H4) property.
